Trainee Engineer
QuEST Global
Job Requirements
Fresh B.Tech EC graduate who possess striong understanding on SystemVerilog & UVM.
Must also possess strong understanding on Design Verification.
Por favor confirme su dirección de correo electrónico: Send Email