Senior Engineer - DFT
QuEST Global
Job Requirements
Work Experience
Senior Design Engineer responsible for DFT RTL generation, Scan Insertion, ATPG & Gate Level Simulations
Work Experience
Scan Insertion, ATPG, GLS
Por favor confirme su dirección de correo electrónico: Send Email