Engineer must possess strong understanding on SoC Verification.
Engineer must be having 5+ Years of Design Verification Understanding.
Engineer must be fluent in Verilog, C/C++, SystemVerilog.
Design Debugging skill is mandatory.