Minimum qualifications: + Bachelor's degree in Electrical Engineering or equivalent practical experience. + 8 years of experience verifying digital logic at Register-Transfer Level (RTL) using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or Application-specific integrated circuit (ASICs). + Experience with Central Processing Unit (CPU ) implementation, assembly language, or compute System on a Chip (SOC). + Experience verifying digital systems using standard IP components/interconnects (microprocessor cores, hierarchical memory subsystems). + Experience creating and using verification components and environments in standard verification methodology. Preferred qualifications: + Master’s degree in Electrical Engineering or Computer Science. + Experience with UVM, SystemVerilog, or other scripting languages (e.g., Python, Perl, Shell, Bash, etc.). Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. As an Executive CPU Design Verification Engineer, you will be a part of Research and Development team to verify digital designs, develop constrained-randomn test environments and drive system testing to closure. You will collaborate with design and verification teams, manage the verification life-cycle and uncover bugs through rigorous corner-case testing. The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world. We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers. + Plan and execute the verification of digital design blocks by understanding specifications and working with design engineers to define key verification scenarios. + Develop and refine random verification environments using SystemVerilog/UVM or Specman to ensure effective test coverage. + Define and implement various coverage measures to capture stimulus and corner-case scenarios. + Collaborate with design engineers to debug tests and ensure functional correctness of design blocks. + Drive coverage analysis to identify verification gaps and demonstrate progress towards tape-out. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCP_EEO_Post.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.