MEET THE TEAM
Step into Cisco's ASIC Physical Design Team, where innovation meets collaboration. Our team is focused on designing full-chip clock distribution networks, playing a critical role in full-chip physical design with a custom, simulation-driven approach to implementing high-performance clock distribution. Guided by detailed HSPICE simulations and RCL extraction, we define optimal mesh architecture, driver selection, and custom routing strategies to deliver robust and high-performance clock distribution. Working closely with block and top-level teams, we operate at the heart of advanced-node ASIC development, delivering scalable clock solutions that meet stringent timing, power, and reliability requirements.
YOUR IMPACT
In this critical role, you’ll spearhead the physical design and implementation of full-chip clock mesh networks within the RTL-to-GDSII workflow. By employing simulation-driven place-and-route techniques with HSPICE and RCL modeling, you’ll make data-driven decisions to achieve world-class power, performance, and area (PPA) benchmarks. Your contributions will involve dynamic collaboration across multiple design domains, granting you ownership and visibility throughout the entire tapeout process. This is your chance to influence ground breaking technology that connects and empowers people globally, leaving a lasting mark on Cisco’s next-generation silicon innovations. 

WHAT YOU'LL DO
- Own the physical design and implementation of full-chip clock mesh networks, within the RTL-to-GDSII flow.
- Implement physical design tasks specifically tailored for clock mesh structures, including custom placement and routing.
- Optimize designs to achieve industry-leading power, performance, and area (PPA) metrics while maintaining design integrity through formal verification.
- Leverage RCL extraction and HSPICE simulation data to guide physical implementation strategies and layout decisions.
- Analyze and resolve reliability issues, including electromigration (EM), IR drop, and antenna effects, to meet signoff criteria.
- Analyze and resolve Electromigration (EM) and IR-drop (IR) issues, antenna issues, meeting exacting signoff requirements for reliability and performance.
- Contribute to the development and maintenance of custom physical design scripts and automation flows to support mesh-specific requirements.

MINIMUM QUALIFICATIONS
- Bachelor's or Master's degree in Electrical Engineering, Computer Science, or a related field.
- 4+ year minimum of first-hand experience in ASIC design and verification
- Proven expertise in ASIC physical design and verification.
- Knowledge of block-level synthesis, place-and-route (PnR), and timing closure.
- First-hand experience with industry-standard PnR and signoff tools such as Synopsys and Cadence.
PREFERRED QUALIFICATIONS
- Understanding of all aspects of physical design construction, integration, and methodologies.
- Proficiency in Physical Design Verification, including techniques like LVS and DRC.
- Experience with physical design EDA tools and workflows.
- Expertise in Static Timing Analysis (STA), timing closure, and design constraints.
- Proficiency in scripting languages like Tcl, Python, or Perl, with a focus on automation and efficiency improvements.

#WEARECISCO#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.
Our passion is connection—we celebrate our employees’ diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.
We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteer—80 hours each year—allows us to give back to causes we are passionate about, and nearly 86% do!
Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us! 

#LI-DTS90