Junior DV engineer with good understanding of Verilog/System Verilog

SV/UVM ,  Learn DV concepts and contribute to client project