Perform Sub System Level validation including creation test cases, regression, score boarding etc

4Yrs - 7Yrs Experience in Design Verification

Knowledge in the CPU and Peripherals

Should be good in System Verilog and UVM

Verification engineers with knowledge (+UVM)

Experience in Scripting Languages Perl or Python